Analog Integrated Circuit Design

• Fundamentals of System Design: Introduction to system-on-chip (SoC) and embedded system design, Hardware/software co-design principles, Model-based design and virtual prototyping.
• Verification Challenges and Methodologies: Importance of verification in digital system design, Directed vs. constrained-random verification, Coverage-driven verification (functional, code, FSM, toggle coverage).

Introduction to Full Custom IC Design Flow, Siemens/Cadence/Synopsys Solutions for Custom IC Design, MOSFET Characterization, Schematic Capture using SiemensSolid S- Edit/ Virtuoso Schematic Editor/ Synopsys Custom Compiler, Symbol Creation. Testbench Creation using SiemensSolido Design Environment/ Cadence Virtuoso ADE/Synopsys PrimeWave, Functional Simulation using Analog FastSPICE/ Cadence Spectre, or Synopsys HSPICE, Delay Estimation, Power estimation, Monte-Carlo.

Introduction to IC Physical Design Flow, Physical Design (PD) Flow tools (Siemens EDA – Aprisa/ Cadence – Innovus/ Synopsys – IC Compiler II), Functional Simulation using Siemens QuestaSim/ Cadence Xcelium/ Synopsys VCS, Coverage Analysis using Siemens QuestaSim/Questa Verification IQ/Cadence Verisium/Synopsys VCS Verdi, Introduction to TCL Scripting, RTL Synthesis using Siemens Precision RTL/Cadence Genus/Synopsys Design Compiler.

Layout Design using Siemens EDA L-Edit/ Cadence Virtuoso Layout Suite/Synopsys Custom Compiler, Physical Verification including DRC and LVS using Siemens Calibre/Cadence Pegasus/Synopsys IC Validator (ICV), Parasitic Extraction using Siemens CalibrexACT/CalibrexRC, Cadence Quantus/ Synopsys StarRC, Post-Layout Simulation using Siemens Analog FastSPICE (AFS)/ Cadence Spectre/Synopsys HSPICE, and Generation of GDSII.

Physical Implementation using Siemens EDA Aprisa / Cadence Innovus / Synopsys IC Compiler II (ICC2), including Floor Planning, Power Planning, Placement, Clock Tree Synthesis (CTS), Routing, Timing Analysis, Power Analysis, Parasitic Extraction, Generation of GDSII. Note: As mentioned above any ONE of the three EDA tools may be made use of depending upon the availability. The questions asked in exam will not be from any specific EDA tool and will be of generic nature.